IRIS
CARDARILLI, GIAN CARLO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 29.703
AS - Asia 6.794
EU - Europa 3.979
SA - Sud America 695
AF - Africa 79
OC - Oceania 18
Continente sconosciuto - Info sul continente non disponibili 9
Totale 41.277
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 29.561
SG - Singapore 4.282
CN - Cina 991
IT - Italia 827
RU - Federazione Russa 598
BR - Brasile 579
DE - Germania 538
VN - Vietnam 408
HK - Hong Kong 406
IE - Irlanda 397
UA - Ucraina 370
FR - Francia 279
SE - Svezia 212
GB - Regno Unito 205
JP - Giappone 189
FI - Finlandia 140
IN - India 129
PL - Polonia 124
AT - Austria 108
KR - Corea 94
CA - Canada 86
NL - Olanda 66
AR - Argentina 40
BD - Bangladesh 38
KG - Kirghizistan 35
ES - Italia 34
ZA - Sudafrica 34
MX - Messico 32
TR - Turchia 30
IQ - Iraq 26
ID - Indonesia 23
PK - Pakistan 22
EC - Ecuador 18
AU - Australia 17
BE - Belgio 15
LT - Lituania 14
CH - Svizzera 13
CL - Cile 13
CO - Colombia 13
UZ - Uzbekistan 12
PH - Filippine 11
TW - Taiwan 10
IR - Iran 9
MY - Malesia 9
OM - Oman 9
PE - Perù 9
KE - Kenya 8
KZ - Kazakistan 8
VE - Venezuela 8
AE - Emirati Arabi Uniti 7
BG - Bulgaria 7
EG - Egitto 7
EU - Europa 7
IL - Israele 7
MA - Marocco 7
NP - Nepal 7
TN - Tunisia 7
JO - Giordania 6
RO - Romania 6
BO - Bolivia 5
DO - Repubblica Dominicana 5
SA - Arabia Saudita 5
DZ - Algeria 4
GR - Grecia 4
HU - Ungheria 4
PY - Paraguay 4
UY - Uruguay 4
AL - Albania 3
HN - Honduras 3
LB - Libano 3
PA - Panama 3
SN - Senegal 3
TH - Thailandia 3
CI - Costa d'Avorio 2
CR - Costa Rica 2
DM - Dominica 2
ET - Etiopia 2
GE - Georgia 2
HR - Croazia 2
LU - Lussemburgo 2
LV - Lettonia 2
MN - Mongolia 2
PS - Palestinian Territory 2
RS - Serbia 2
SV - El Salvador 2
SX - ???statistics.table.value.countryCode.SX??? 2
SY - Repubblica araba siriana 2
TT - Trinidad e Tobago 2
AF - Afghanistan, Repubblica islamica di 1
AO - Angola 1
AZ - Azerbaigian 1
BA - Bosnia-Erzegovina 1
BB - Barbados 1
BH - Bahrain 1
BN - Brunei Darussalam 1
BY - Bielorussia 1
GD - Grenada 1
GT - Guatemala 1
GY - Guiana 1
KN - Saint Kitts e Nevis 1
Totale 41.262
Salva come PNG Salva come JPEG
Città #
Woodbridge 7.241
Houston 7.154
Wilmington 6.734
Singapore 1.248
Fairfield 999
Chandler 661
Ashburn 660
Ann Arbor 634
San Jose 478
Seattle 412
Hong Kong 396
Dublin 391
Beijing 388
Cambridge 335
New York 330
Jacksonville 292
Medford 291
Rome 284
Dearborn 228
Santa Clara 204
Los Angeles 167
Tokyo 165
The Dalles 159
Ho Chi Minh City 142
Lawrence 140
Zhengzhou 111
Hanoi 97
Lauterbourg 91
Moscow 91
Kraków 88
Nuremberg 88
Buffalo 84
Munich 71
Council Bluffs 69
North Bergen 64
Helsinki 63
São Paulo 61
San Diego 60
Menlo Park 55
Milan 47
Palo Alto 44
Vienna 40
Dallas 38
London 38
Chicago 31
Mülheim 30
Frankfurt am Main 29
Orem 29
Chennai 27
Shanghai 26
Toronto 26
Warsaw 26
Da Nang 25
Montreal 25
Atlanta 24
Nanjing 24
Brooklyn 22
Boston 21
Manchester 21
Redondo Beach 21
Stockholm 21
Amsterdam 20
Seoul 20
Johannesburg 19
Phoenix 19
Del Norte 18
Marano Di Napoli 18
Norwalk 18
San Francisco 18
Haiphong 17
Ankara 16
Chongqing 16
Denver 15
Falls Church 15
Hefei 15
Rio de Janeiro 15
Salt Lake City 15
Suzhou 15
Colorado Springs 14
Madrid 14
University Park 14
Chengdu 13
Islamabad 13
Mumbai 12
Palakkad 12
Verona 12
Belo Horizonte 11
Boardman 11
Brussels 11
Huskvarna 11
Kunming 11
Naples 11
Poplar 11
Redwood City 11
Hangzhou 10
Mexico City 10
Paris 10
Quito 10
San Mateo 10
Biên Hòa 9
Totale 32.401
Salva come PNG Salva come JPEG
Nome #
Improved large-signal model for vacuum triodes 721
Error correction codes for SEU and SEFI tolerant memory systems 614
Karatsuba implementation of FIR filters 585
High performance bit-stream decompressor for partial reconfigurable FPGAs 579
Design of large polyphase filters in the quadratic residue number system 577
Error detection in signed digit arithmetic circuit with parity checker [adder example] 576
Degrading precision arithmetic for low power signal processing 559
Compressive sensing spectrum analysis for space autonomous radio receivers 550
Butterfly and inverse butterfly nets integration on Altera NIOS-II embedded processor 540
Error detection in addition chain based ECC point multiplication 536
Degrading precision arithmetics for low-power FIR implementation 527
A New hardware/software platform and a new 1/E neutron source for soft error studies: testing FPGAs at the ISIS facility 518
A reconfigurable functional unit for modular operations 489
Arithmetic/logic blocks for fine-grained reconfigurable units 487
Spiking neural networks based on LIF with latency: Simulation and synchronization effects 485
Synaptic behaviour in ZnO-rGO composites thin film memristor 481
Bit flip injection in processor-based architectures: a case study 480
Multiple constant multiplication through residue number system 477
A full-adder based reconfigurable architecture for fine grain applications: ADAPTO 472
A fault tolerant hardware based file system manager for solid state mass memory 472
Describing different brain computer interface systems through a unique model: a UML implementation 470
Sistemi elettronici tolleranti ai guasti per applicazioni spaziali 469
Design and characterization of a high-safety hardware/software module for the acquisition of Eurobalise telegrams 469
Concurrent Error Detection in Reed ndash;Solomon Encoders and Decoders 466
A self-checking cell logic block for fault tolerant FPGAs 465
Analysis and evaluations of reliability of reconfigurable FPGAs 464
Hardware design of LIF with Latency neuron model with memristive STDP synapses 463
VLSI implementation of reconfigurable cells for RFU in embedded processors 456
Speed-up of RISC processor computation using ADAPTO 455
Development of a dynamic routing system for a fault tolerant solid state mass memory 454
Power efficient design of parallel/serial FIR filters in RNS 454
A fault-tolerant solid state mass memory for highly reliable instrumentation 452
Development of an evaluation model for the design of fault-tolerant solid state mass memory 451
A fault-tolerant 176 GBit solid state mass memory architecture 451
Analysis of Errors and Erasures in Parity Sharing RS Codecs 449
Implementation of the AES algorithm using a reconfigurable functional unit 446
System-on-chip oriented fault-tolerant sequential systems implementation methodology 445
Performances evaluation and optimization of brain computer interface systems in a copy spelling task 441
Comparative Evaluation of Designs for Reliable Memory Systems 433
Fine-grain reconfigurable functional unit for embedded processors 433
Hardware implementation of MPEG analysis and deblocking for video enhancement 431
Event-driven simulation of continuous-time neural networks 428
Continuous-time spiking neural networks: general paradigm and event-driven simulation 427
Evaluation of the performances of different P300 based brain-computer interfaces by means of the efficiency metric 423
Design of a totally self checking signature analysis checker for finite state machines 423
Very efficient VLSI implementation of CNN with discrete templates 422
Localization of faults in radix-n signed digit adders 422
Optimized implementation of RNS FIR filters based on FPGAs 420
Algorithm acceleration on LEON-2 processor using a reconfigurable bit manipulation unit 419
A Comparative Evaluation of Designs for Reliable Memory Systems 413
Data integrity evaluations of Reed Solomon codes for storage systems [solid state mass memories] 412
Fully digital intensity modulated LIDAR 412
ZnO-rGO composite thin film resistive switching device: emulating biological synapse behavior 412
Fault tolerant solid state mass memory for space applications 411
Integration of butterfly and inverse butterfly nets in embedded processors: Effects on power saving 408
Efficiency of a BCI system in a visual P300 protocol with different stimulation intervals 404
Partial reconfiguration in the implementation of autonomous radio receivers for space 400
Truncated multipliers through power-gating for degrading precision arithmetic 399
FPGA implementation of a low-area/high-SFDR DDFS architecture 395
Evaluating data integrity of memory systems by configurable Markov models 393
A signed digit adder with error correction and graceful degradation capabilities 378
Imprecise arithmetic for low power image processing 349
Design of a fault tolerant solid state mass memory 341
Comparison of low-complexity algorithms for real-time QRS detection using standard ECG database 327
null 323
SMARTBENCH: QUANDO LA SICUREZZA NEGLI STABILIMENTI INDUSTRIALI DIVENTA SMART 281
Comparison between trigonometric and traditional DDS, in 90 nm technology 258
Channel estimation for high speed unmanned aerial vehicle with STBC in MIMO radio links 255
Setup and experimental results analysis of COTS Camera and SRAMs at the ISIS neutron facility 252
Energy consumption saving in embedded microprocessors using hardware accelerators 227
AW-SOM, an algorithm for high-speed learning in hardware self-organizing maps 213
TDES cryptography algorithm acceleration using a reconfigurable functional unit 208
Digital Architecture and ASIC Implementation of Wideband Delta DOR Spacecraft Onboard Tracker 201
Totally fault tolerant RNS based FIR filters 199
Q-RTS: A real-time swarm intelligence based on multi-agent Q-learning 197
An FPGA-based multi-agent reinforcement learning timing synchronizer 196
Memristive and memory impedance behavior in a photo-annealed ZnO–rGO thin-film device 196
N-dimensional approximation of Euclidean distance 196
Compressive sensing reconstruction for complex system: A hardware/software approach 193
Efficient FPGA implementation of high speed digital delay for wideband beamforming using parallel architectures 192
A wireless sensor node based on microbial fuel cell 190
An efficient hardware implementation of reinforcement learning: The q-learning algorithm 189
A new electric encoder position estimator based on the Chinese Remainder Theorem for the CMG performance improvements 187
Approximated computing for low power neural networks 186
Analog chain calibration in Digital Beam-Forming applications 184
Dynamically-loaded Hardware Libraries (HLL) technology for audio applications 184
A hardware framework for on-chip FPGA acceleration 179
A Power Efficient Digital Front-End for Cognitive Radio Systems 174
Flexible channel extractor for wideband systems based on polyphase filter bank 171
UAV Channel Estimation with STBC in MIMO Systems 170
Hardware prototyping and validation of a W-ΔDOR digital signal processor 165
RNS applications in digital signal processing 165
Twenty years of research on RNS for DSP: Lessons learned and future perspectives 159
Robust throughput boosting for low latency dynamic partial reconfiguration 157
Comparison and implementation of variable fractional delay filters for wideband digital beamforming 150
Acoustic Emissions Detection and Ranging of Cracks in Metal Tanks Using Deep Learning 149
Design and FPGA Implementation of a Low Power OFDM Transmitter for Narrow-Band IoT 146
Design space exploration based methodology for residue number system digital filters implementation 143
M-PSK demodulator with joint carrier and timing recovery 141
Approximated Canonical Signed Digit for Error Resilient Intelligent Computation 140
Totale 36.396
Salva come PNG Salva come JPEG
Categoria #
all - tutte 108.265
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 108.265
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/2021401 0 0 0 0 0 0 0 0 0 126 197 78
2021/20221.582 57 134 48 64 46 130 55 52 325 103 57 511
2022/20231.685 178 182 88 136 144 388 141 84 141 16 126 61
2023/2024890 75 21 37 32 79 297 65 36 32 42 84 90
2024/20255.726 123 834 495 204 92 180 222 291 330 253 1.530 1.172
2025/20265.845 572 313 675 538 662 246 830 675 730 604 0 0
Totale 41.815