IRIS
CARDARILLI, GIAN CARLO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 30.657
AS - Asia 6.969
EU - Europa 4.146
SA - Sud America 707
Continente sconosciuto - Info sul continente non disponibili 547
AF - Africa 79
OC - Oceania 19
Totale 43.124
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 30.460
SG - Singapore 4.299
CN - Cina 1.023
IT - Italia 945
RU - Federazione Russa 598
BR - Brasile 586
DE - Germania 538
VN - Vietnam 409
HK - Hong Kong 408
IE - Irlanda 397
UA - Ucraina 371
FR - Francia 282
SE - Svezia 244
GB - Regno Unito 205
JP - Giappone 189
BD - Bangladesh 150
FI - Finlandia 140
IN - India 135
PL - Polonia 126
CA - Canada 113
AT - Austria 108
KR - Corea 94
NL - Olanda 71
AR - Argentina 43
ES - Italia 37
MX - Messico 36
KG - Kirghizistan 35
ZA - Sudafrica 34
TR - Turchia 30
IQ - Iraq 26
ID - Indonesia 25
PK - Pakistan 23
EC - Ecuador 18
AU - Australia 17
BE - Belgio 15
CO - Colombia 14
LT - Lituania 14
CH - Svizzera 13
CL - Cile 13
UZ - Uzbekistan 12
PH - Filippine 11
MY - Malesia 10
TW - Taiwan 10
IR - Iran 9
OM - Oman 9
PE - Perù 9
KE - Kenya 8
KZ - Kazakistan 8
NP - Nepal 8
VE - Venezuela 8
AE - Emirati Arabi Uniti 7
BG - Bulgaria 7
EG - Egitto 7
EU - Europa 7
IL - Israele 7
MA - Marocco 7
TN - Tunisia 7
BB - Barbados 6
BO - Bolivia 6
HN - Honduras 6
JM - Giamaica 6
JO - Giordania 6
RO - Romania 6
CR - Costa Rica 5
DO - Repubblica Dominicana 5
SA - Arabia Saudita 5
DZ - Algeria 4
GR - Grecia 4
HU - Ungheria 4
PY - Paraguay 4
SV - El Salvador 4
UY - Uruguay 4
AL - Albania 3
GT - Guatemala 3
LB - Libano 3
PA - Panama 3
SN - Senegal 3
TH - Thailandia 3
TT - Trinidad e Tobago 3
CI - Costa d'Avorio 2
DM - Dominica 2
ET - Etiopia 2
GE - Georgia 2
HR - Croazia 2
LU - Lussemburgo 2
LV - Lettonia 2
MD - Moldavia 2
MN - Mongolia 2
NI - Nicaragua 2
NO - Norvegia 2
PS - Palestinian Territory 2
RS - Serbia 2
SX - ???statistics.table.value.countryCode.SX??? 2
SY - Repubblica araba siriana 2
AF - Afghanistan, Repubblica islamica di 1
AO - Angola 1
AZ - Azerbaigian 1
BA - Bosnia-Erzegovina 1
BH - Bahrain 1
BN - Brunei Darussalam 1
Totale 42.567
Salva come PNG Salva come JPEG
Città #
Woodbridge 7.241
Houston 7.159
Wilmington 6.736
Singapore 1.253
Fairfield 999
Ashburn 730
Chandler 661
Ann Arbor 634
San Jose 574
Seattle 419
Beijing 399
Hong Kong 397
Dublin 391
New York 358
Cambridge 335
Rome 300
Jacksonville 295
Medford 291
Dearborn 228
Santa Clara 227
Council Bluffs 221
Los Angeles 191
Tokyo 165
The Dalles 159
Ho Chi Minh City 143
Lawrence 140
Zhengzhou 111
Hanoi 97
Buffalo 95
Lauterbourg 91
Moscow 91
Kraków 88
Nuremberg 88
Munich 71
Milan 64
North Bergen 64
Helsinki 63
São Paulo 61
San Diego 60
Menlo Park 55
Chicago 45
Dallas 44
Palo Alto 44
London 40
Vienna 40
Toronto 32
Mülheim 30
Orem 30
Chennai 29
Frankfurt am Main 29
Shanghai 27
Warsaw 27
Atlanta 26
Montreal 26
Da Nang 25
Brooklyn 24
Nanjing 24
Phoenix 24
Stockholm 24
Boston 21
Denver 21
Manchester 21
Redondo Beach 21
Amsterdam 20
Salt Lake City 20
Seoul 20
Johannesburg 19
Del Norte 18
Marano Di Napoli 18
Norwalk 18
San Francisco 18
Haiphong 17
Ankara 16
Chongqing 16
Naples 16
Washington 16
Colorado Springs 15
Falls Church 15
Hefei 15
Madrid 15
Rio de Janeiro 15
Suzhou 15
Chengdu 14
Las Vegas 14
Mexico City 14
University Park 14
Boardman 13
Islamabad 13
Mumbai 12
Palakkad 12
Verona 12
Belo Horizonte 11
Brussels 11
Huskvarna 11
Kunming 11
Poplar 11
Redwood City 11
Curitiba 10
Hangzhou 10
Paris 10
Totale 32.955
Salva come PNG Salva come JPEG
Nome #
Improved large-signal model for vacuum triodes 735
Error correction codes for SEU and SEFI tolerant memory systems 621
Karatsuba implementation of FIR filters 590
High performance bit-stream decompressor for partial reconfigurable FPGAs 584
Design of large polyphase filters in the quadratic residue number system 582
Error detection in signed digit arithmetic circuit with parity checker [adder example] 581
Degrading precision arithmetic for low power signal processing 566
Compressive sensing spectrum analysis for space autonomous radio receivers 558
Butterfly and inverse butterfly nets integration on Altera NIOS-II embedded processor 546
Error detection in addition chain based ECC point multiplication 544
A New hardware/software platform and a new 1/E neutron source for soft error studies: testing FPGAs at the ISIS facility 541
Degrading precision arithmetics for low-power FIR implementation 531
A reconfigurable functional unit for modular operations 496
Arithmetic/logic blocks for fine-grained reconfigurable units 494
Multiple constant multiplication through residue number system 488
Spiking neural networks based on LIF with latency: Simulation and synchronization effects 488
Bit flip injection in processor-based architectures: a case study 486
Synaptic behaviour in ZnO-rGO composites thin film memristor 486
Design and characterization of a high-safety hardware/software module for the acquisition of Eurobalise telegrams 485
Describing different brain computer interface systems through a unique model: a UML implementation 480
A full-adder based reconfigurable architecture for fine grain applications: ADAPTO 480
Analysis and evaluations of reliability of reconfigurable FPGAs 477
A fault tolerant hardware based file system manager for solid state mass memory 475
Sistemi elettronici tolleranti ai guasti per applicazioni spaziali 472
Hardware design of LIF with Latency neuron model with memristive STDP synapses 471
Concurrent Error Detection in Reed ndash;Solomon Encoders and Decoders 469
A self-checking cell logic block for fault tolerant FPGAs 467
VLSI implementation of reconfigurable cells for RFU in embedded processors 464
Speed-up of RISC processor computation using ADAPTO 462
Development of a dynamic routing system for a fault tolerant solid state mass memory 459
Power efficient design of parallel/serial FIR filters in RNS 459
Development of an evaluation model for the design of fault-tolerant solid state mass memory 458
A fault-tolerant 176 GBit solid state mass memory architecture 456
A fault-tolerant solid state mass memory for highly reliable instrumentation 456
Implementation of the AES algorithm using a reconfigurable functional unit 453
Analysis of Errors and Erasures in Parity Sharing RS Codecs 452
System-on-chip oriented fault-tolerant sequential systems implementation methodology 450
Performances evaluation and optimization of brain computer interface systems in a copy spelling task 448
Comparative Evaluation of Designs for Reliable Memory Systems 447
Event-driven simulation of continuous-time neural networks 444
Evaluation of the performances of different P300 based brain-computer interfaces by means of the efficiency metric 443
Hardware implementation of MPEG analysis and deblocking for video enhancement 442
Design of a totally self checking signature analysis checker for finite state machines 442
Fine-grain reconfigurable functional unit for embedded processors 437
Continuous-time spiking neural networks: general paradigm and event-driven simulation 437
Very efficient VLSI implementation of CNN with discrete templates 433
Algorithm acceleration on LEON-2 processor using a reconfigurable bit manipulation unit 428
Localization of faults in radix-n signed digit adders 426
Optimized implementation of RNS FIR filters based on FPGAs 423
ZnO-rGO composite thin film resistive switching device: emulating biological synapse behavior 423
Fault tolerant solid state mass memory for space applications 421
A Comparative Evaluation of Designs for Reliable Memory Systems 417
Data integrity evaluations of Reed Solomon codes for storage systems [solid state mass memories] 417
Integration of butterfly and inverse butterfly nets in embedded processors: Effects on power saving 413
Fully digital intensity modulated LIDAR 412
Efficiency of a BCI system in a visual P300 protocol with different stimulation intervals 406
Partial reconfiguration in the implementation of autonomous radio receivers for space 405
Truncated multipliers through power-gating for degrading precision arithmetic 403
FPGA implementation of a low-area/high-SFDR DDFS architecture 401
Evaluating data integrity of memory systems by configurable Markov models 397
A signed digit adder with error correction and graceful degradation capabilities 381
Imprecise arithmetic for low power image processing 355
Design of a fault tolerant solid state mass memory 350
Comparison of low-complexity algorithms for real-time QRS detection using standard ECG database 331
null 323
SMARTBENCH: QUANDO LA SICUREZZA NEGLI STABILIMENTI INDUSTRIALI DIVENTA SMART 289
Comparison between trigonometric and traditional DDS, in 90 nm technology 266
Channel estimation for high speed unmanned aerial vehicle with STBC in MIMO radio links 257
Setup and experimental results analysis of COTS Camera and SRAMs at the ISIS neutron facility 257
Energy consumption saving in embedded microprocessors using hardware accelerators 232
AW-SOM, an algorithm for high-speed learning in hardware self-organizing maps 227
Efficient FPGA implementation of high speed digital delay for wideband beamforming using parallel architectures 218
TDES cryptography algorithm acceleration using a reconfigurable functional unit 212
An FPGA-based multi-agent reinforcement learning timing synchronizer 208
Digital Architecture and ASIC Implementation of Wideband Delta DOR Spacecraft Onboard Tracker 207
Totally fault tolerant RNS based FIR filters 206
Memristive and memory impedance behavior in a photo-annealed ZnO–rGO thin-film device 202
A wireless sensor node based on microbial fuel cell 202
N-dimensional approximation of Euclidean distance 201
Q-RTS: A real-time swarm intelligence based on multi-agent Q-learning 200
Compressive sensing reconstruction for complex system: A hardware/software approach 200
An efficient hardware implementation of reinforcement learning: The q-learning algorithm 193
A new electric encoder position estimator based on the Chinese Remainder Theorem for the CMG performance improvements 193
Approximated computing for low power neural networks 190
Analog chain calibration in Digital Beam-Forming applications 189
Dynamically-loaded Hardware Libraries (HLL) technology for audio applications 189
A hardware framework for on-chip FPGA acceleration 188
Flexible channel extractor for wideband systems based on polyphase filter bank 180
A Power Efficient Digital Front-End for Cognitive Radio Systems 178
RNS applications in digital signal processing 172
UAV Channel Estimation with STBC in MIMO Systems 172
Hardware prototyping and validation of a W-ΔDOR digital signal processor 171
Twenty years of research on RNS for DSP: Lessons learned and future perspectives 165
Robust throughput boosting for low latency dynamic partial reconfiguration 160
A survey on deep learning hardware accelerators for heterogeneous HPC platforms 156
Comparison and implementation of variable fractional delay filters for wideband digital beamforming 153
Acoustic Emissions Detection and Ranging of Cracks in Metal Tanks Using Deep Learning 152
Design and FPGA Implementation of a Low Power OFDM Transmitter for Narrow-Band IoT 152
M-PSK demodulator with joint carrier and timing recovery 149
Design space exploration based methodology for residue number system digital filters implementation 147
Totale 37.100
Salva come PNG Salva come JPEG
Categoria #
all - tutte 116.657
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 116.657
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2021/20221.525 0 134 48 64 46 130 55 52 325 103 57 511
2022/20231.685 178 182 88 136 144 388 141 84 141 16 126 61
2023/2024890 75 21 37 32 79 297 65 36 32 42 84 90
2024/20255.726 123 834 495 204 92 180 222 291 330 253 1.530 1.172
2025/20266.414 572 313 675 538 662 246 830 675 730 635 266 272
2026/2027740 434 306 0 0 0 0 0 0 0 0 0 0
Totale 43.124