Hardware design of LIF with Latency neuron model with memristive STDP synapses