IRIS
DI NUNZIO, LUCA
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 11.858
AS - Asia 3.130
EU - Europa 2.200
SA - Sud America 363
AF - Africa 49
OC - Oceania 11
Continente sconosciuto - Info sul continente non disponibili 2
Totale 17.613
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 11.786
SG - Singapore 1.721
IT - Italia 621
CN - Cina 526
RU - Federazione Russa 363
BR - Brasile 295
DE - Germania 270
HK - Hong Kong 245
VN - Vietnam 208
IE - Irlanda 203
UA - Ucraina 128
FR - Francia 122
GB - Regno Unito 113
JP - Giappone 113
SE - Svezia 98
IN - India 93
FI - Finlandia 63
AT - Austria 62
NL - Olanda 46
CA - Canada 38
KR - Corea 38
PL - Polonia 37
AR - Argentina 27
BD - Bangladesh 25
ES - Italia 25
KG - Kirghizistan 25
MX - Messico 22
ZA - Sudafrica 20
PK - Pakistan 19
IQ - Iraq 15
TR - Turchia 15
ID - Indonesia 14
AU - Australia 11
TW - Taiwan 10
BE - Belgio 9
EC - Ecuador 9
PE - Perù 9
CO - Colombia 8
IR - Iran 8
LT - Lituania 8
PH - Filippine 7
EG - Egitto 6
KZ - Kazakistan 6
UZ - Uzbekistan 6
BG - Bulgaria 5
CH - Svizzera 5
CL - Cile 5
MY - Malesia 5
KE - Kenya 4
MA - Marocco 4
OM - Oman 4
SA - Arabia Saudita 4
TN - Tunisia 4
VE - Venezuela 4
AE - Emirati Arabi Uniti 3
DZ - Algeria 3
GR - Grecia 3
HU - Ungheria 3
IL - Israele 3
JO - Giordania 3
NP - Nepal 3
PY - Paraguay 3
RO - Romania 3
AL - Albania 2
DO - Repubblica Dominicana 2
GE - Georgia 2
HN - Honduras 2
LB - Libano 2
LU - Lussemburgo 2
PA - Panama 2
SN - Senegal 2
SX - ???statistics.table.value.countryCode.SX??? 2
AF - Afghanistan, Repubblica islamica di 1
AO - Angola 1
AZ - Azerbaigian 1
BA - Bosnia-Erzegovina 1
BB - Barbados 1
BO - Bolivia 1
BY - Bielorussia 1
CI - Costa d'Avorio 1
CR - Costa Rica 1
CZ - Repubblica Ceca 1
DM - Dominica 1
ET - Etiopia 1
GD - Grenada 1
HR - Croazia 1
KW - Kuwait 1
LK - Sri Lanka 1
LV - Lettonia 1
MT - Malta 1
NI - Nicaragua 1
PS - Palestinian Territory 1
PT - Portogallo 1
QA - Qatar 1
SC - Seychelles 1
SI - Slovenia 1
SK - Slovacchia (Repubblica Slovacca) 1
SR - Suriname 1
TG - Togo 1
TH - Thailandia 1
Totale 17.610
Salva come PNG Salva come JPEG
Città #
Houston 2.859
Wilmington 2.853
Woodbridge 1.948
Singapore 755
Fairfield 432
Chandler 405
Ashburn 288
San Jose 258
Hong Kong 235
Rome 231
Beijing 221
Ann Arbor 206
New York 204
Dublin 197
Seattle 182
Medford 140
Cambridge 137
Santa Clara 117
Los Angeles 102
Tokyo 99
The Dalles 92
Ho Chi Minh City 82
Dearborn 73
Jacksonville 71
Lawrence 69
Moscow 61
Munich 50
Nuremberg 50
Lauterbourg 49
Hanoi 48
Buffalo 46
Helsinki 39
Council Bluffs 37
North Bergen 34
Zhengzhou 34
San Diego 32
São Paulo 31
Palo Alto 25
London 23
Menlo Park 23
Orem 23
Vienna 23
Dallas 20
Chennai 19
Kraków 19
Nanjing 19
Del Norte 18
Chicago 17
Milan 17
Seoul 17
Boston 16
Chongqing 16
Colorado Springs 16
Suzhou 16
Shanghai 14
Toronto 14
Brooklyn 13
Da Nang 13
Amsterdam 12
Atlanta 12
Frankfurt am Main 12
Islamabad 12
Johannesburg 12
Madrid 12
Manchester 12
Palakkad 12
Phoenix 12
Salt Lake City 12
San Francisco 12
Norwalk 11
Naples 10
Redondo Beach 10
Stockholm 10
Warsaw 10
Haiphong 9
Mülheim 9
Rio de Janeiro 9
Leawood 8
Montreal 8
Mumbai 8
Bengaluru 7
Ciampino 7
Hefei 7
Mexico City 7
Poplar 7
Porto Alegre 7
Quito 7
Redwood City 7
Taipei 7
Augusta 6
Brussels 6
Curitiba 6
Cusco 6
Denver 6
Hangzhou 6
Kunming 6
Ankara 5
Cape Town 5
Chengdu 5
Dhaka 5
Totale 13.507
Salva come PNG Salva come JPEG
Nome #
Butterfly and inverse butterfly nets integration on Altera NIOS-II embedded processor 540
A reconfigurable functional unit for modular operations 489
Arithmetic/logic blocks for fine-grained reconfigurable units 487
Spiking neural networks based on LIF with latency: Simulation and synchronization effects 484
Synaptic behaviour in ZnO-rGO composites thin film memristor 481
A full-adder based reconfigurable architecture for fine grain applications: ADAPTO 472
Design and characterization of a high-safety hardware/software module for the acquisition of Eurobalise telegrams 469
Hardware design of LIF with Latency neuron model with memristive STDP synapses 462
Speed-up of RISC processor computation using ADAPTO 455
VLSI implementation of reconfigurable cells for RFU in embedded processors 455
Implementation of the AES algorithm using a reconfigurable functional unit 446
Fine-grain reconfigurable functional unit for embedded processors 431
An a VLSI driving circuit for memristor-based STDP 421
Algorithm acceleration on LEON-2 processor using a reconfigurable bit manipulation unit 419
ZnO-rGO composite thin film resistive switching device: emulating biological synapse behavior 412
Integration of butterfly and inverse butterfly nets in embedded processors: Effects on power saving 408
FPGA implementation of a low-area/high-SFDR DDFS architecture 394
Design, manufacturing and testing of self-monitoring MWCNT and CB loaded polymeric films and respective electronic wireless data acquisition system 339
Comparison of low-complexity algorithms for real-time QRS detection using standard ECG database 327
SMARTBENCH: QUANDO LA SICUREZZA NEGLI STABILIMENTI INDUSTRIALI DIVENTA SMART 280
Comparison between trigonometric and traditional DDS, in 90 nm technology 258
Channel estimation for high speed unmanned aerial vehicle with STBC in MIMO radio links 253
Setup and experimental results analysis of COTS Camera and SRAMs at the ISIS neutron facility 251
Energy consumption saving in embedded microprocessors using hardware accelerators 227
AW-SOM, an algorithm for high-speed learning in hardware self-organizing maps 213
TDES cryptography algorithm acceleration using a reconfigurable functional unit 207
Digital Architecture and ASIC Implementation of Wideband Delta DOR Spacecraft Onboard Tracker 200
Q-RTS: A real-time swarm intelligence based on multi-agent Q-learning 197
Memristive and memory impedance behavior in a photo-annealed ZnO–rGO thin-film device 196
N-dimensional approximation of Euclidean distance 196
An FPGA-based multi-agent reinforcement learning timing synchronizer 195
Compressive sensing reconstruction for complex system: A hardware/software approach 193
Efficient FPGA implementation of high speed digital delay for wideband beamforming using parallel architectures 191
A wireless sensor node based on microbial fuel cell 190
An efficient hardware implementation of reinforcement learning: The q-learning algorithm 189
A new electric encoder position estimator based on the Chinese Remainder Theorem for the CMG performance improvements 187
Approximated computing for low power neural networks 186
Analog chain calibration in Digital Beam-Forming applications 184
Dynamically-loaded Hardware Libraries (HLL) technology for audio applications 184
A Power Efficient Digital Front-End for Cognitive Radio Systems 174
Flexible channel extractor for wideband systems based on polyphase filter bank 171
UAV Channel Estimation with STBC in MIMO Systems 170
Hardware prototyping and validation of a W-ΔDOR digital signal processor 165
Robust throughput boosting for low latency dynamic partial reconfiguration 157
Reconfigurable digital architecture for high speed digital signal processing 154
Acoustic Emissions Detection and Ranging of Cracks in Metal Tanks Using Deep Learning 149
Design and FPGA Implementation of a Low Power OFDM Transmitter for Narrow-Band IoT 146
Design space exploration based methodology for residue number system digital filters implementation 142
Approximated Canonical Signed Digit for Error Resilient Intelligent Computation 140
M-PSK demodulator with joint carrier and timing recovery 140
Design and Requirements for a Mobile Robot for Team Cooperation 125
null 123
Efficient digital implementation of a multirate-based variable fractional delay filter for wideband beamforming 120
A Parallel hardware implementation for 2D hierarchical clustering based on fuzzy logic 118
Design Space Exploration for Edge machine learning featured by MathWorks FPGA DL Processor: a survey 114
A M-PSK Timing Recovery Loop Based on Q-Learning 112
A RISC-V Hardware Accelerator for Q-Learning Algorithm 110
ADAPTO: Full-adder based reconfigurable architecture for bit level operations 108
FPGA implementation of a low-power QRS extractor 106
Multi-agent reinforcement learning: a review of challenges and applications 106
A Q-learning based PSK symbol synchronizer 104
A pseudo-softmax function for hardware-based high speed image classification 103
A reinforcement learning-based QAM/PSK symbol synchronizer 103
FPGA-Based Road Crack Detection Using Deep Learning 102
Phased Arrays and BeamForming for MIMO and GNSS Applications 95
A Hardware-Oriented QAM Demodulation Method Driven by AW-SOM Machine Learning 95
A ZnO-rGO composite thin film discrete memristor 91
Improvement of the cardiac oscillator based model for the simulation of bundle branch blocks 90
A wireless sensor node for acoustic emission non-destructive testing 89
An Action-selection policy generator for reinforcement learning hardware accelerators 88
A Bio‐Electronic Hybrid Solid–Liquid Pixelated Color Image Sensor Array as a Direct‐to‐Display Artificial Retina Emulator 87
Efficient ensemble machine learning implementation on FPGA using partial reconfiguration 86
Author correction: A pseudo-softmax function for hardware-based high speed image classification 81
Digital signal processing accelerator for RISC-V 80
Merged carrier and timing recovery loops QPSK demodulator based on iterative learning control 79
Comparison of jamming excision methods for direct sequence/spread spectrum (DS/SS) modulated signal 77
An RNS-based initial absolute position estimator for electrical encoders 73
Smarter City: Smart Energy Grid based on Blockchain Technology 72
Indoor localization system based on bluetooth low energy for museum applications 72
FPGA implementation of a QRD-RLS-based equalizer for MIMO systems 72
FPGA implementation of Q-RTS for real-time Swarm intelligence systems 71
Transformer Neural Network for throughput improvement in Non-Terrestrial Networks 63
Resilient multi-agent RL: introducing DQ-RTS for distributed environments with data loss 63
E-health-IoT universe: A review 62
Sustainable power consumption for variance-based integration model in cellular 6G-IoT system 60
“MR Q-Learning” Algorithm for Efficient Hardware Implementations 59
Tunable Floating Point for high quality audio systems: the sound of numbers 57
Sensing and Detection of Traffic Signs Using CNNs: An Assessment on Their Performance 51
Pipe organ design including the passive haptic feedback technology and measurement analysis of key displacement, pressure force and sound organ pipe 48
A novel digital equalizer based on RF sampling beyond GHz 47
Onboard FPGA AI/ML processing on Landsat-8 satellite images: a case study of wildfires detection 40
Automatic IP Core Generator for FPGA-Based Q-Learning Hardware Accelerators 38
A RISC-V hardware accelerator for AW-SOM machine learning 32
Automatic Tunable Floating-Point format selection in a RISC-V ecosystem 31
Message 30
Smart electric vehicle charging management using reinforcement learning on FPGA platforms 26
High efficiency hardware implementation of a ZP-OTFS modulator for next generation high-mobility wireless systems 25
null 5
null 3
null 3
Totale 17.971
Salva come PNG Salva come JPEG
Categoria #
all - tutte 54.062
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 54.062
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/2021193 0 0 0 0 0 0 0 0 0 70 87 36
2021/2022777 36 65 17 46 34 62 23 32 149 46 22 245
2022/2023997 86 110 50 80 93 214 74 59 88 15 84 44
2023/2024612 54 15 20 22 51 181 47 27 26 36 79 54
2024/20252.530 85 439 290 128 52 126 119 210 171 139 448 323
2025/20263.460 321 161 362 324 411 182 527 375 441 356 0 0
Totale 17.974