Controlling power usage has become a core objective in modern computing platforms. In this article we present an innovative Time Warp architecture oriented to efficiently run parallel simulations under a power cap. Our architectural organization considers power usage as a foundational design principle, as opposed to classical power-unaware Time Warp design. We provide early experimental results showing the potential of our proposal.
Conoci, S., Cingolani, D., di Sanzo, P., Ciciani, B., Pellegrini, A., Quaglia:, F. (2018). A Power Cap Oriented Time Warp Architecture. In Proceedings of the 2018 ACM SIGSIM Conference on Principles of Advanced Discrete Simulation (pp.97-100). Association for Computing Machinery [10.1145/3200921.3200930].
A Power Cap Oriented Time Warp Architecture
Alessandro Pellegrini;Francesco Quaglia:
2018-05-01
Abstract
Controlling power usage has become a core objective in modern computing platforms. In this article we present an innovative Time Warp architecture oriented to efficiently run parallel simulations under a power cap. Our architectural organization considers power usage as a foundational design principle, as opposed to classical power-unaware Time Warp design. We provide early experimental results showing the potential of our proposal.File | Dimensione | Formato | |
---|---|---|---|
Con18b.pdf
solo utenti autorizzati
Tipologia:
Documento in Post-print
Licenza:
Copyright dell'editore
Dimensione
562.34 kB
Formato
Adobe PDF
|
562.34 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.