Modeling LRU cache with invalidation