An improved Architecture for the interconnections in a multi-chip CNN system