—1There has been recent interest on designing Double Error Correction (DEC) codes for 32-bit data words that support fast decoding as they can be useful to protect memories. To that end, solutions based on Orthogonal Latin Square codes have been recently presented that achieve fast decoding but require a large number of parity check bits. In this letter, a DEC code derived from Difference Set codes is presented. The proposed code is able to reduce the number of parity check bits needed at the cost of a slightly more complex decoding. Therefore, it provides memory designers with an additional option that can be useful when making trade-offs between memory size and speed.
Liu, S., Li, J., Reviriego, P., Ottavi, M., Xiao, L. (2018). A Double Error Correction Code for 32-bit Data Words with Efficent Decoding. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 18(1), 125-127 [10.1109/TDMR.2017.2788144].
A Double Error Correction Code for 32-bit Data Words with Efficent Decoding
Ottavi M.;
2018-01-01
Abstract
—1There has been recent interest on designing Double Error Correction (DEC) codes for 32-bit data words that support fast decoding as they can be useful to protect memories. To that end, solutions based on Orthogonal Latin Square codes have been recently presented that achieve fast decoding but require a large number of parity check bits. In this letter, a DEC code derived from Difference Set codes is presented. The proposed code is able to reduce the number of parity check bits needed at the cost of a slightly more complex decoding. Therefore, it provides memory designers with an additional option that can be useful when making trade-offs between memory size and speed.File | Dimensione | Formato | |
---|---|---|---|
08249756.pdf
solo utenti autorizzati
Licenza:
Copyright dell'editore
Dimensione
504.49 kB
Formato
Adobe PDF
|
504.49 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.