This article presented a survey of dependability issues faced by multi-core architectures at nanoscale technology nodes. Existing solutions against these challenges were also discussed, describing their scope of application, from technology level methodologies, to design approaches to the metrics required to evaluate the overall dependability of a system. In the future, the constant reduction of the feature size of the devices will exacerbate the issues related to aging and soft errors. This will create further challenges and at design level, an integrated design approach that will cope with the occurrence of faults at any time of their occurrence i.e., at manufacturing (thus increasing yield) and in the field (thus increasing reliability) will become more and more important to obtain economically viable and dependable systems. Dependability assessment will also need an integrated approach for cross-layer, pre- and post-silicon techniques for “just right”dependability assessment in order to avoid “overdesign”for dependability using classic guard-banding methodologies.

Ottavi, M., Pontarelli, S., Gizopoulos, D., Bolchini, C., Michael, M., Anghel, L., et al. (2015). Dependable Multicore Architectures at Nanoscale: the view from Europe. IEEE DESIGN & TEST, 32(2), 17-28 [10.1109/MDAT.2014.2359572].

Dependable Multicore Architectures at Nanoscale: the view from Europe

OTTAVI, MARCO;PONTARELLI, SALVATORE;
2015

Abstract

This article presented a survey of dependability issues faced by multi-core architectures at nanoscale technology nodes. Existing solutions against these challenges were also discussed, describing their scope of application, from technology level methodologies, to design approaches to the metrics required to evaluate the overall dependability of a system. In the future, the constant reduction of the feature size of the devices will exacerbate the issues related to aging and soft errors. This will create further challenges and at design level, an integrated design approach that will cope with the occurrence of faults at any time of their occurrence i.e., at manufacturing (thus increasing yield) and in the field (thus increasing reliability) will become more and more important to obtain economically viable and dependable systems. Dependability assessment will also need an integrated approach for cross-layer, pre- and post-silicon techniques for “just right”dependability assessment in order to avoid “overdesign”for dependability using classic guard-banding methodologies.
Pubblicato
Rilevanza internazionale
Articolo
Esperti anonimi
Settore ING-INF/01 - Elettronica
English
Ottavi, M., Pontarelli, S., Gizopoulos, D., Bolchini, C., Michael, M., Anghel, L., et al. (2015). Dependable Multicore Architectures at Nanoscale: the view from Europe. IEEE DESIGN & TEST, 32(2), 17-28 [10.1109/MDAT.2014.2359572].
Ottavi, M; Pontarelli, S; Gizopoulos, D; Bolchini, C; Michael, M; Anghel, L; Tahoori, M; Paschalis, A; Reviriego, P; Bringmann, O; Izosimov, V; Manhaeve, H; Strydis, C; Hamdioui, S
Articolo su rivista
File in questo prodotto:
File Dimensione Formato  
06905763 (6).pdf

non disponibili

Licenza: Copyright dell'editore
Dimensione 362.33 kB
Formato Adobe PDF
362.33 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/2108/132019
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 17
  • ???jsp.display-item.citation.isi??? 15
social impact